

#### **General Description**

The MAX6453–MAX6456 are low-power, dual-voltage  $\mu P$  supervisors featuring separate VCC reset and manual reset outputs. The dual outputs support both soft-system reset (interrupt) and hard-system reset (reboot) functions. The reset output asserts when any of the monitored voltages falls below its specified threshold and remains asserted for the reset timeout (140ms min) after all voltages exceed their respective reset thresholds. All devices are offered with nine factory-fixed reset thresholds for monitoring primary system voltages (VCC) from 1.8V to 5V and an adjustable reset input for monitoring a secondary system voltage down to 0.63V.

Each device has a manual reset input, a V<sub>CC</sub> reset output, and a manual reset output. The MAX6453/MAX6454 manual reset output asserts when the manual reset input is low. It remains asserted for the manual reset timeout period (140ms min) after the manual reset input transitions high. The MAX6453/MAX6354 manual reset input controls only the manual reset output and does not affect the V<sub>CC</sub> reset output.

The manual reset input of the MAX6455/MAX6456 controls both the manual reset and  $V_{\rm CC}$  reset outputs. When the manual reset input is low for less than the extended setup timeout period, only the manual reset output asserts and remains asserted for the manual reset timeout period (140ms min) after the manual reset input transitions high. If the manual reset input is low for at least the extended setup timeout period, the reset output also asserts and remains asserted for the reset timeout period (140ms min) after the manual reset input transitions high. This enhanced feature allows the implementation of a soft/hard-system reset combination.

The MAX6453/MAX6455 have active-low, push-pull reset and manual reset outputs, and the MAX6454/MAX6456 have active-low, open-drain reset and manual reset outputs. All devices are available in small SOT23-6 packages and are fully specified over the extended temperature range (-40°C to +85°C).

#### \_Applications

Set-Top Boxes

Consumer Electronics

**DVD Players** 

Cable/DSL Modems

MP3 Plavers

Industrial Equipment

Automotive

**Medical Devices** 

#### **Features**

- Precision Factory-Set Reset Thresholds From 1.6V to 4.6V
- Adjustable Threshold to Monitor Voltages Down to 0.63V
- ♦ Manual Reset Input with Extended Setup Period
- ♦ Immune to Short Voltage Transients
- ♦ Low 6µA Supply Current
- ♦ Guaranteed Valid Reset Down to V<sub>CC</sub> = 1.0V
- ♦ Active-Low RESET (Push-Pull or Open-Drain)
  Outputs
- ♦ 140ms (min) Reset Timeout Period
- ♦ Small SOT Package

#### **Ordering Information**


PART	TEMP RANGE	PIN-PACKAGE
MAX6453UTT	-40°C to +85°C	6 SOT23
MAX6454UTT	-40°C to +85°C	6 SOT23
MAX6455UTT	-40°C to +85°C	6 SOT23
MAX6456UTT	-40°C to +85°C	6 SOT23

Note: The first "\_\_" is a placeholder for the threshold voltage level of the devices. A desired threshold level is set by the part number suffix found in Table 1. The third "\_" is a placeholder for the manual reset setup period of the devices. A desired setup period is set by the letter suffix found in Table 2. All devices are available in tape-and-reel only. There is a 2500-piece minimum order increment for standard versions (Table 2). Sample stock is typically held on standard versions only. Nonstandard versions require a minimum order increment of 10,000 pieces. Contact factory for availability.

Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

#### Selector Guide appears at end of data sheet.

#### **Pin Configurations**



Maxim Integrated Products

#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND)	Operating Temperature Range40°C to +85°C
V <sub>CC</sub> 0.3V to +6V	Junction Temperature+150°C
Open-Drain RESET, MROUT0.3V to +6V	Storage Temperature Range65°C to +150°C
MR, Push-Pull RESET, MROUT0.3V to (V <sub>CC</sub> + 0.3V)	Lead Temperature (soldering, 10s)+300°C
MR, RSTIN0.3V to +6V	Soldering Temperature (reflow)
Input Current, All Pins±20mA	Lead(Pb)-free +260°C
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	Containing Lead+240°C
6-Pin SOT23 (derate 8.7mW/°C above +70°C)696mW	-

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 1.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	co	ONDITIONS	MIN	TYP	MAX	UNITS	
Operating Voltage Range	Vcc					5.5	V	
V Cusphy Cuspot	la a	V <sub>CC</sub> = 5.5V, no load			7	20		
V <sub>CC</sub> Supply Current	Icc	V <sub>CC</sub> = 3.6V, no loa	ad		6	16	μΑ	
		46		4.50	4.63	4.75		
		44		4.25	4.38	4.50		
		31		3.00	3.08	3.15		
		29		2.85	2.93	3.00		
V <sub>CC</sub> Reset Threshold	V <sub>TH</sub>	26		2.55	2.63	2.70	V	
		23		2.25	2.32	2.38		
		22		2.12	2.19	2.25		
		17		1.62	1.67	1.71		
		16		1.52	1.58	1.62		
Reset Threshold Tempco					60		ppm/°C	
Reset Threshold Hysteresis					$2 \times V_{TH}$		mV	
DCTINI Threehold	\/	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	C	0.615	0.630	0.645	V	
RSTIN Threshold	VTH-RSTIN	$T_A = -40^{\circ}C \text{ to } +85^{\circ}$	5°C	0.610		0.650	]	
RSTIN Threshold Hysteresis	V <sub>H</sub> YST				2.5		mV	
RSTIN Input Current	IRSTIN			-25		+25	nA	
RSTIN to Reset Output Delay		V <sub>RSTIN</sub> falling at 1	mV/µs		15		μs	
Reset Timeout Period	t <sub>RP</sub>			140	210	280	ms	
V <sub>CC</sub> to RESET Output Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 1m\	//µs		20		μs	
			К	6.72	10.08	13.44		
MR Minimum Setup Period		MD +- DECET	L	4.48	6.72	8.16	_	
(Pulse Width)	tMR	MR to RESET	S	2.24	3.36	4.48	S	
			T	1.12	1.68	2.24		
MR Minimum Input Pulse		RESET asserted,	MAX6455/MAX6456	2.24	3.36	4.48	S	
MR Glitch Rejection					100		ns	
MR to MROUT Delay					200		ns	
Manual Reset Timeout Period	t <sub>MRP</sub>			140	210	280	ms	

#### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} = 1.0 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C}, \text{ unless otherwise specified. Typical values are at } T_A = +25 ^{\circ} \text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
MR to V <sub>CC</sub> Pullup Impedance			25	50	75	kΩ	
		V <sub>CC</sub> ≥ 1.00V, I <sub>SINK</sub> = 50μA, outputs asserted			0.3		
RESET, MROUT Output Low	V = :	V <sub>CC</sub> ≥ 1.20V, I <sub>SINK</sub> = 100μA, outputs asserted			0.3	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
(Open Drain or Push-Pull)	V <sub>OL</sub>	V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, outputs asserted	0.3	V			
		V <sub>CC</sub> ≥ 4.25V, I <sub>SINK</sub> = 3.2mA, outputs asserted			0.4		
	$V_{CC} \geq 1.80 \text{V, Isource} = 200 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{OH} \qquad V_{OH} \qquad V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V, Isource} = 500 \mu \text{A}, \\ \text{outputs deasserted} \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS deasserted} \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS deasserted} \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS deasserted} \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS deasserted} \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS dease } \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS dease } \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{OUTPUTS dease } \\ V_{CC} \geq 3.15 \text{V}, \\ \text{Isource} = 500 \mu \text{A}, \\ \text{Isource} = 5$		0.8 × V <sub>CC</sub>				
RESET, MROUT Output High (Push-Pull)			0.8 × V <sub>CC</sub>	:		V	
		V <sub>CC</sub> ≥ 4.75V, I <sub>SOURCE</sub> = 800μA, outputs deasserted	0.8 × V <sub>CC</sub>	:			
RESET, MROUT Output Open-Drain Leakage Current	ILKG	Outputs deasserted			1	μΑ	
MR Input Low Voltage	V <sub>IL</sub>			0	$.3 \times V_{CC}$	V	
MR Input High Voltage	VIH		$0.7 \times V_{CC}$			V	

**Note 1:** Devices production tested at T<sub>A</sub> = 25°C. Overtemperature limits are guaranteed by design.

Typical Operating Characteristics

( $V_{CC} = 3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)



#### **Pin Description**

PIN			
MAX6453 MAX6454	MAX6455 MAX6456	NAME	FUNCTION
1	_		Active-Low Push-Pull or Open-Drain Output. RESET changes from high to low when V <sub>CC</sub> or RSTIN drops below its selected reset threshold. RESET remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. MR does not affect RESET output. For open-drain outputs, connect to an external pullup resistor.
_	1	RESET	Active-Low Push-Pull or Open-Drain Output. RESET changes from high to low when VCC or RSTIN drops below its selected reset threshold. RESET remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. RESET changes from high to low after MR input is held low for the extended (typ) setup timeout period and deasserts 140ms (min) after MR deasserts. For open-drain outputs, connect to an external pullup resistor.
2	2	GND	Ground
3	3	MROUT	Manual Reset Push-Pull or Open-Drain Output. MROUT asserts immediately after MR is pulled low. MROUT remains low for 140ms (min) after MR is deasserted. For opendrain outputs, connect to an external pullup resistor.
4	4	Vcc	V <sub>CC</sub> Voltage Input. Power supply and input for the primary microprocessor voltage reset monitor.
5	5	RSTIN	Reset Input. High-impedance input to the adjustable reset comparator. Connect RSTIN to the center point of an external resistor divider to set the threshold of the externally monitored voltage.
6			Manual Reset Input. Internal $50k\Omega$ pullup to $V_{CC}$ . Pull $\overline{MR}$ low to immediately assert $\overline{MROUT}$ . $\overline{MR}$ does not affect $\overline{RESET}$ output.
_	6	MR	Manual Reset Input. Internal $50k\Omega$ pullup to $V_{CC}$ . Pull $\overline{MR}$ low to immediately assert $\overline{MROUT}$ . $\overline{RESET}$ changes from high to low after $\overline{MR}$ input is held low for the extended (typ) setup timeout period.




Figure 1. MAX6453/MAX6454 Timing Diagram

#### **Detailed Description**

#### **Reset Output**

The reset output is typically connected to the reset input of a microprocessor ( $\mu$ P). A  $\mu$ P's reset input starts or restarts the  $\mu$ P in a known state. The MAX6453–MAX6456  $\mu$ P supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down and brownout conditions (see the *Typical Operating Circuit*).

RESET changes from high to low whenever the monitored voltage (RSTIN or V<sub>CC</sub>) drops below the reset threshold voltages. When V<sub>RSTIN</sub> and V<sub>CC</sub> exceed their respective reset threshold voltages, RESET remains low for the reset timeout period, and then goes high. RESET changes from high to low after MR input is held low for the extended (typ) setup timeout period and deasserts 140ms (min) after MR deasserts.

RESET is guaranteed to be in the proper output logic state for V<sub>CC</sub> inputs  $\geq$  1V. For applications requiring valid reset logic when V<sub>CC</sub> is less than 1V, see the *Ensuring a Valid RESET Output Down to V<sub>CC</sub> = 0V* section.

#### Manual Reset

The MAX6453/MAX6454 contain a manual reset output (MROUT) that asserts low immediately after driving MR low and remains low for the reset timeout period after MR goes high (Figure 1). The pushbutton manual reset has no effect on the RESET output. MROUT output can be used to drive an NMI (nonmaskable interrupt) on the processor to save valuable data.

The MAX6455/MAX6456's MROUT is asserted immediately upon driving MR low. Driving MR low for longer than the extended (typ) setup timeout period asserts RESET. When MR is deasserted, MROUT and RESET remain asserted low for the reset timeout period after MR goes high (Figure 2).

#### Adjustable Input Voltage (RSTIN)

The MAX6453–MAX6456 monitor the voltage on RSTIN using an adjustable reset threshold set with an external resistor voltage divider (Figure 3). Use the following formula to calculate the externally monitored voltage (VMON-TH):

$$V_{MON-TH} = V_{TH-RSTIN} \times (R1 + R2)/R2$$

where V<sub>MON\_TH</sub> is the desired reset threshold voltage and V<sub>TH-RSTIN</sub> is the reset input threshold (0.63V). Resistors R1 and R2 can have very high values to minimize current consumption due to low leakage currents. Set R2 to some conveniently high value (250k $\Omega$ , for example) and calculate R1 based on the desired reset threshold voltage, using the following formula:

$$R1 = R2 \times (V_{MON} T_{H}/V_{TH} - 1)\Omega$$




Figure 2. MAX6455/MAX6456 Timing Diagram

6 \_\_\_\_\_\_ /I/XI/N




Figure 3. Calculating The Monitored Threshold Voltages

#### Applications Information

#### **Interrupt Before Reset**

To minimize data loss and speed system recovery/test, many applications interrupt the processor or reset only portions of the system before a processor hard reset is asserted. The extended setup time of the MAX6455/MAX6456 MR input allows the same pushbutton (Figure 4) to control both the interrupt and hard reset functions. If the pushbutton is closed for less than the extended setup timeout period, the processor is only interrupted (MROUT). If the system still does not respond properly, the pushbutton can be closed for the full extended setup timeout period to hard reset the processor (RESET). If desired, connect a LED to the RESET output to turn off (or on) to signify when the pushbutton is closed long enough for a hard reset (the same LED can be used as the front panel power-on display).

#### Interfacing to Other Voltages for Logic Compatibility

The open-drain  $\overline{\text{RESET}}$  output can be used to interface to a  $\mu\text{P}$  with other logic levels. As shown in Figure 5, the open-drain output can be connected to voltages from 0 to 6V.

Generally, the pullup resistor connected to the RESET connects to the supply voltage being monitored at the IC's VCC pin. However, some systems might use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply (Figure 5). Keep in mind that as the supervisor's VCC decreases toward 1V, so does the IC's ability to sink current at RESET (RESET is pulled high as VCC decays toward 0). The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.

#### Ensuring a Valid $\overline{RESET}$ Down to $V_{CC} = 0V$ (Push-Pull $\overline{RESET}$ )

When V<sub>CC</sub> falls below 1V, RESET current-sinking capabilities decline drastically. The high-impedance CMOSlogic inputs connected to RESET can drift to undetermined voltages. This presents no problem in most applications, because most µPs and other circuitry do not operate with V<sub>CC</sub> below 1V.

In applications where  $\overline{RESET}$  must be valid down to 0V, add a pulldown resistor between  $\overline{RESET}$  and GND for the push/pull outputs. The resistor sinks any stray leakage currents, holding  $\overline{RESET}$  low (Figure 6). The value of the pulldown resistor is not critical;  $100k\Omega$  is large enough not to load  $\overline{RESET}$  and small enough to pull  $\overline{RESET}$  to ground. The external pulldown cannot be used with the open-drain reset outputs.

#### Transient Immunity

In addition to issuing a reset to the  $\mu P$  during power-up, power-down and brownout conditions, these supervisors are relatively immune to short duration falling transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the *Typical Operating Characteristics* section shows this relationship.

The area below the curves of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative going pulse applied to  $V_{\rm CC}$ , starting above the actual reset threshold ( $V_{\rm TH}$ ) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient increases ( $V_{\rm CC}$  goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a  $V_{\rm CC}$  transient that goes 100mV below the reset threshold and lasts 20µs or less does not cause a reset pulse to be issued.




Figure 4. Interrupt Before Reset Application Circuit





Figure 5. Interfacing to Other Voltage Levels

# V<sub>CC</sub> MAX6453 MAX6455 RESET GND 100kΩ

Figure 6. Ensuring  $\overline{RESET}$  Valid to  $V_{CC} = 0$ 

#### **Functional Diagram**



**Table 1. Reset Voltage Threshold** 

PART NO. SUFFIX ()	V <sub>CC</sub> NOMINAL VOLTAGE THRESHOLD (V)
46	4.625
44	4.375
31	3.075
29	2.925
26	2.625
23	2.313
22	2.188
17	1.665
16	1.575

**Table 2. Manual Reset Setup Period** 

PART NO. SUFFIX (_)	MANUAL RESET PERIOD (s)
K	10.08
L	6.72
S	3.36
Т	1.68


**Table 3. Standard Versions Table** 

PART	TOP MARK	PART	TOP MARK
MAX6453UT16S	ABOG	MAX6455UT16S	ABOL
MAX6453UT23S	ABOH	MAX6455UT23S	ABOM
MAX6453UT26S	ABOI	MAX6455UT26S	ABON
MAX6453UT29S	ABOJ	MAX6455UT29S	ABOO
MAX6453UT46S	ABOK	MAX6455UT46S	ABER
MAX6454UT16S	ABOP	MAX6456UT16S	ABES
MAX6454UT23S	ABEQ	MAX6456UT23S	ABOT
MAX6454UT26S	ABOQ	MAX6456UT26S	ABOU
MAX6454UT29S	ABOR	MAX6456UT29S	ABOV
MAX6454UT46S	ABOS	MAX6456UT46S	ABOW

#### **Selector Guide**

PART	MR TO RESET DELAY	MR ASSERTION	MROUT AND RESET PUSH-PULL OUTPUT	MROUT AND RESET OPEN-DRAIN OUTPUT
MAX6453	_	MROUT	✓	
MAX6454	_	MROUT		<b>&gt;</b>
MAX6455	1	MROUT and RESET	✓	_
MAX6456	1	MROUT and RESET	_	1

#### Typical Operating Circuit



PROCESS: BICMOS

# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

\_\_\_\_\_Chip Information

#### **Package Information**

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

	PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	LAND PATTERN NO.
-	6 SOT23	116-1	21-0058	90-0175

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/02	Initial release	
3	6/10	Revised the <i>General Description</i> , <i>Features</i> , <i>Applications</i> , <i>Ordering Information</i> , <i>Absolute Maximum Ratings</i> , <i>Electrical Characteristics</i> , <i>Pin Description</i> , the <i>Reset Output</i> , <i>Manual Reset</i> , and <i>Interrupt Before Reset</i> sections, and Tables 2 and 3 to add extended setup time specifications.	1, 2, 5, 6, 7, 9

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.